



**PATENT** 

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applican		)	Examiner: Joseph H NGUYEN	
	MALLIKARJUNASWAMY	)	Art Unit:	2815
Serial No	o.: 10/658,181	)	Our Ref:	B-5716 865040-1
Filed:	September 9, 2003	)	Date:	January 26, 2006
	ESD PROTECTION FOR NTEGRATED CIRCUITS"	)	Re:	Restriction Requirement

## **RESPONSE**

Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

## Sir:

In reply to the non-final Office Action mailed on November 28, 2005, a response to which is due no later than May 28, 2006, Applicant submits this paper together with a petition for a one month extension of time pursuant to 37 C.F.R. 1.136(a) and a check in the amount of \$120.00 for the fee set forth in 37 C.F.R.1.17(a)(1). Please consider the following remarks, all of which are made without prejudice.

Remarks/Arguments begin on page 2 of this paper.

02/01/2006 DEMMANU1 00000026 10658181

01 FC:1251

120.00 OP